## AB-A3DBXXX-X Series <br> LVDS UHF VCXO

## Description

The AB-A3DBXXX Series of voltage controlled crystal oscillators (VCXO) provides ultra high frequency with LVDS complementary outputs. The outputs can be disabled for test automation or combining multiple clocks. The device is based on low noise analog harmonic frequency multiplication, providing exceptionally low Phase Noise and Jitter. It's packaged in a miniature, FR-4 based 9x14 mm SMD package

## Applications and Features

- Wide frequency range -200.0 MHz to 1.000 GHz
- Fiber Channel; 10 GbE; Infiniband; Network Processors; SONET/SDH
- High Reliability - NEL HALT/HASS qualified for crystal oscillator start-up conditions
- Extremely Low Phase Noise and Jitter
- High Shock Resistance, to 1000 g
- Absolute Pull Range (APR) to $\pm 1000 \mathrm{ppm}$
- SONET $\pm 20 \mathrm{ppm}$ overall free-run stability available
- COTS/Dual use


## Creating a Part Number



## AB-A3DBCXXX-X Series

## Drawing Specification



Environmental and Mechanical Characteristics

| Operating temp. <br> range | see part \# table |
| :--- | :--- |
| Mechanical Shock | Per MIL-STD-202, Method 213, Cond. A |
| Thermal Shock | Per MIL-STD-883, Method 1011, Cond. A |
| Vibration | Per MIL-STD-883, Method 2007, Cond. A |
| Hermetic Seal | Leak rate less than 1x10 ${ }^{-8}$ atm.cc/s of helium |
| Soldering conditions | See MAX reflow profile below; The device may be reflowed once. Reflowing upside down is not <br> allowed. NO CLEAN assembly is recommended |

MAX Reflow Profile


The device may be reflowed once. Reflowing upside down is not allowed. NO CLEAN assembly is recommended

Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
| :--- | :--- | :---: | :---: |
| Operating Temperature Range | To | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tst | -50 to +90 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage | Vcc | -0.5 to 4.5 | V |
| Enable/Disable Voltage | Ven/dis | 0 to Vcc | V |

Electrical Parameters (1)

| Parameter |  | Symb | Conditio | s, Note | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Nominal Frequency |  | Fo |  |  | 200 |  | 1000 | MHz |
| Supply Voltage |  | Vcc | Code A |  | 3.135 | 3.3 | 3.465 | V |
| Supply current |  | Icc |  |  |  | 50 | 60 | mA |
| Output Logic Type |  |  |  |  |  | LVDS |  |  |
| Load |  |  | At receiving the outputs | d between | 90 | 100 | 110 | Ohm |
| Output Levels |  | Vod | Differential an | plitude | 247 | 330 | 454 | mV |
|  |  |  | Amplitude err |  |  |  | 50 | mV |
|  |  | Vof | Offset Voltag |  | 1.125 | 1.25 | 1.375 | V |
|  |  |  | Offset voltage | error |  |  | 50 | mV |
| Duty Cycle (Symmetry) |  |  | At outputs cro temperature | sing, room | 45/55 | 50/50 | 55/45 | \% |
| Rise/Fall Time |  | Tr/Tf | 20 to 80, 80 to | 20 \% |  | 0.5 | 0.7 | ns |
| Jitter | Integrated | J | Integrated from 12 KHz to 20 | Phase Noise, Hz, RMS |  | 0.1 | 0.2 | ps |
|  |  |  | 100 Hz to 80 K | Hz,RMS |  |  | 1.0 | ps |
|  |  |  | 50 KHz to 80 | MHz |  | 0.3 |  | ps |
|  | Wavecrest characterized |  | Random period, |  |  | 2.5 |  | ps |
|  |  |  | Accumul., pk-to-pk |  |  | 25 |  | ps |
|  |  |  | Deterministic |  |  | 1 |  | ps |
| Phase Noise |  | $£(\Delta \mathrm{f})$ | 622.08 MHz , APR 50 ppm or less | @ 10 Hz <br> @ 100 Hz <br> @1 KHz <br> @ 10 KHz <br> @ 100 KHz <br> @ $>1 \mathrm{MHz}$ |  | $\begin{aligned} & \hline-60 \\ & -90 \\ & -118 \\ & -135 \\ & -135 \\ & -140 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline-55 \\ -85 \\ -113 \\ -130 \\ -130 \\ -135 \\ \hline \end{gathered}$ | dBc/Hz |
| Sub-harmonics |  |  | @ 622.08MH |  |  | -50 | -46 | dBc |
| Frequency Stability |  | $\Delta \mathrm{F} / \mathrm{F}$ | Overall, includ temperature, ag shock and vibra $\mathrm{Vc}=\mathrm{Vcc} / 2$; AP less | g <br> 10 years, ion @ <br> 50ppm, or | $\pm 20$ | $\pm 30$ |  | ppm |
| Control Voltage Range |  | Vc |  |  | 0V |  | Vcc | V |
| Setability |  | Vcs | Vc to set F at load - nomina | o; T, Vcc, as shipped | 0.4 Vcc | 0.5 Vcc | 0.6 Vcc | V |
| Absolute Pull Range |  | APR | Overall condi part \# creation | ons, see | $\begin{aligned} & \hline 20,32, \\ & 50,100 \end{aligned}$ |  |  | ppm |
| Input Impedance |  | Zin | @ Fmod $<10$ | kHz | 50 |  |  | KOhm |
| Modulation Bandwidth |  |  | At Vc = Vcc/2 | -3dB | 20 |  |  | KHz |
| Enable/Disable Option Pin 2 Enabled <br> Pin 2 Disabled |  |  | CMOS logic CMOS logic | or N/C | $\begin{gathered} 0.7 \mathrm{Vcc} \\ 0 \\ \hline \end{gathered}$ |  | Vcc <br> 0.3 Vcc | V |

Note 1. All parameters, unless otherwise specified, are at nominal conditions, ie: $\mathrm{T}=25^{\circ} \mathrm{C}$, Nominal Vcc \& Nominal Load.

